// generated by newgenasym  Tue Feb 08 18:12:02 2005


module \2x2hdr_pwr  (io1, io2, io3, io4);
    inout io1;
    inout io2;
    inout io3;
    inout io4;


    initial
        begin
        end

endmodule
