// generated by newgenasym  Mon Aug 17 17:52:48 2009


module \74lvc1g14  (a, gnd, nc, vcc, y_n);
    input a;
    input gnd;
    inout nc;
    input vcc;
    output y_n;


    initial
        begin
        end

endmodule
