// generated by newgenasym  Tue Jul 14 15:58:18 2009


module ad5247 (a, gnd, scl, sda, vdd, w);
    inout a;
    inout gnd;
    input scl;
    inout sda;
    input vdd;
    inout w;


    initial
        begin
        end

endmodule
