-- generated by newgenasym Wed Dec 29 18:09:54 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity FERR_BD is
    port (    
	A:         INOUT  STD_LOGIC;    
	B:         INOUT  STD_LOGIC);
end FERR_BD;
