-- generated by genview  Tue Aug 11 09:06:47 1998

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity FERRITE is
    port (    
	A:         INOUT  STD_LOGIC;    
	B:         INOUT  STD_LOGIC);
end FERRITE;
